



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/748,285	12/29/2003	Stephan J. Jourdan	Intel 2207/17048	8395

7590 04/21/2006

KENYON & KENYON

Suite 600

333 W. San Carlos Street

San Jose, CA 95110-2711

EXAMINER

ZALEPA, GEORGE D

ART UNIT

PAPER NUMBER

2183

DATE MAILED: 04/21/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/748,285

Applicant(s)

JOURDAN, STEPHAN J.

Examiner

George D. Zalepa

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 December 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-20 have been examined.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: Method and Apparatus of indexing and updating a trace cache based on past branching behavior.

Claim Objections

3. Claims 13-15 are objected to because of the following informalities: Claim 13 recites "to generate generate", applicant is advised to omit repeated term. Claims 14-15 are objected to due to their dependency upon the objected claim 13. Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 4-5, 9-10, 14-15, and 19-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claims 4-5, 9-10, 14-15, and 19-20 refer to a "determining" step which is not clearly defined by the parent claims as written.

6. Claims 5, 10, 15, and 20 recite the limitation "the alternate trace" in line 1. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claims 1-2, 11-12, and 16-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Rotenberg et al (“Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching”, Eric Rotenberg, Steve Bennett, James E Smith, IEEE, 1996; herein referred to as “Rotenberg”).

9. Regarding **independent claim 1**,

10. Rotenberg discloses *a method comprising: reviewing a first branching behavior of a first previous set of branching instructions executed by a processor* [see Rotenberg, Page. 5, Col. 2, lines 16-18; Examiner's note: Rotenberg discloses comparing predictions made by a branch predictor with the branching behavior of a trace, thus reviewing the branch behavior.]; *reviewing multiple traces that have a same beginning instruction* [see Rotenberg, Page 5, Col. 2, lines 21-23 “...the fetch address matches the tag...”; Page 5, Col. 1, line 18 “tag: identifies the starting address of the trace.”; Page. 6, Col. 1, lines 27-33;]; *and selecting a trace from among the multiple traces based on the branching behavior of the first previous set of branching instructions* [see Rotenberg, Page 5, Col. 2, lines 16-18 “The predictor generates multiple branch predictions while the caches are accessed.”; Page 5, Col. 2, lines 21-23; “...the branch predictions match the branch flags...”; Page 5, Col. 1, lines 19-21 “branch flags: there is a single bit for each branch within the trace to indicate the path followed after the branch (taken/not taken).].

11. Regarding **claim 2**,

12. Rotenberg discloses *the method of claim 1, further comprising: selecting the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching behavior of the first previous set of branching instructions*

Art Unit: 2183

[see Rotenberg, Page 5, Col. 2, lines 20-22, "...the branch predictions match the branch flags...";

Examiner's note: Inherently, a trace may be accessed multiple times, thus reviewing a second branching behavior and comparing it to a prior behavior.].

13. Regarding **independent claim 11**,

14. Rotenberg discloses *a processor comprising: a branch predictor* [see Rotenberg, Page 4, Fig. 3, element "Multiple Branch Predictor"] *to review a first branching behavior of a first previous set of branching instructions executed by a processor* [see Rotenberg, Page 5, Col. 2, lines 21-23 "...the fetch address matches the tag..."; Page 5, Col. 1, line 18 "tag: identifies the starting address of the trace."; Page. 6, Col. 1, lines 27-33;]; *a trace cache* [see Rotenberg, Page 5, Fig. 4] *to store multiple traces that have a same beginning instruction* [see Rotenberg, Page 5, Col. 2, lines 21-23 "...the fetch address matches the tag..."; Page 5, Col. 1, line 18 "tag: identifies the starting address of the trace."]; *and a fetching mechanism to retrieve a trace from among the multiple traces based on the first branching behavior of the previous set of branching instructions* [see Rotenberg, Page 5, Col. 2, lines 16-18 "The predictor generates multiple branch predictions while the caches are accessed."; Page 5, Col. 2, lines 21-23; "...the branch predictions match the branch flags..."; Page 5, Col. 1, lines 19-21 "branch flags: there is a single bit for each branch within the trace to indicate the path followed after the branch (taken/not taken).].

15. Regarding **claim 12**,

16. Rotenberg discloses *the processor of claim 11, wherein the fetching mechanism is to select the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching behavior of the first previous set of branching instructions* [see Rotenberg, Page 5, Col. 2, lines 20-22, "...the branch predictions match the branch flags..."].

17. Regarding **independent claim 16**,

Art Unit: 2183

18. Rotenberg *a system comprising: a memory to store a set of instructions* [see Rotenberg, Page 1, Col. 1, lines 17-19; Examiner's note: Rotenberg discloses a trace cache within a superscalar environment. It would have been obvious to one of ordinary skill in the art at the time of invention that a processing environment would need a memory to store a set of instructions to provide functionality for the invention.]; *a processor coupled to the memory to execute the set of instructions* [see Rotenberg, Page 1, Fig. 1; Examiner's note: It is inherent that Rotenberg intends the trace cache to be utilized within a processor capable of executing instructions.], *the processor with a branch predictor* [see Rotenberg, Page 4, Fig. 3, element "Multiple Branch Predictor"] *to review a first branching behavior of a first previous set of branching instructions executed by a processor* [see Rotenberg, Page 5, Col. 2, lines 16-18; Examiner's note: Rotenberg discloses comparing predictions made by a branch predictor with the branching behavior of a trace, thus reviewing the branch behavior.], *a trace cache* [see Rotenberg, Page 5, Fig. 4] *to store multiple traces that have a same beginning instruction* [see Rotenberg, Page 5, Col. 2, lines 21-23 "...the fetch address matches the tag..."; Page 5, Col. 1, line 18 "tag: identifies the starting address of the trace."; Page 6, Col. 1, lines 27-33;], *and a fetching mechanism to retrieve a trace from among the multiple traces based on the first branching behavior of the previous set of branching instructions* [see Rotenberg, Page 5, Col. 2, lines 16-18 "The predictor generates multiple branch predictions while the caches are accessed."; Page 5, Col. 2, lines 21-23; "...the branch predictions match the branch flags..."; Page 5, Col. 1, lines 19-21 "branch flags: there is a single bit for each branch within the trace to indicate the path followed after the branch (taken/not taken).].

19. Regarding claim 17,

20. Rotenberg discloses *a system of claim 16, wherein the fetching mechanism is to select the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching behavior of the first previous set of branching*

Art Unit: 2183

instructions [see Rotenberg, Page 5, Col. 2, lines 20-22, "...the branch predictions match the branch flags..."].

Claim Rejections - 35 USC § 103

21. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

22. Claims 3, 13, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair (US Pat. No. 6,304,962).

23. Regarding **claim 3**,

24. Rotenberg discloses the limitations as stated in **independent claim 1**.

25. Rotenberg does not explicitly disclose *generating a new trace if a divergence occurs in a pre-determined location in the trace*.

26. Nair does disclose *generating a new trace if a divergence occurs in a pre-determined location in the trace* [see Nair, Col. 8, lines 34-39].

27. The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch instructions while enabling a processor to maintain the use of a trace cache architecture. This advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

28. Regarding **claim 13**,

Art Unit: 2183

29. Rotenberg discloses the limitations as stated in **independent claim 11**.

30. Rotenberg does not explicitly disclose *a processing core to [executing] the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace*.

31. Nair does disclose *a processing core to [executing] the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace* [see Nair, Col. 8, lines 34-39].

32. The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch instructions while enabling a processor to maintain the use of a trace cache architecture. This advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

33. Regarding **claim 18**,

34. Rotenberg discloses the limitations as stated in **independent claim 16**.

35. Rotenberg does not explicitly disclose *a processing core to execute the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace*.

36. Nair does disclose *a processing core to execute the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace* [see Nair, Col. 8, lines 34-39].

37. The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch

Art Unit: 2183

instructions while enabling a processor to maintain the use of a trace cache architecture. This advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

38. Claims 4-5, 14-15, and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair in view of Patel ().

39. Regarding **claim 4**,

40. Rotenberg and Nair disclose the limitations as stated in **claim 3**.

41. Rotenberg and Nair do not disclose *determining whether the new trace is generated is based on which instruction within a block of instructions creates the branch*.

42. Patel does disclose *determining whether the new trace is generated is based on which instruction within a block of instructions creates the branch* [see Patel, Page. 75, lines 7-9].

43. The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13], for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

44. Regarding **claim 5**,

45. Rotenberg and Nair disclose the limitations as stated in **claim 3**.

Art Unit: 2183

46. Rotenberg and Nair do not explicitly disclose *determining whether the alternate trace is generated is based on which block of instructions the branch occurs in.*

47. However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction placement within a block. The advantages of selectively generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

48. Regarding **claim 14**,

49. Rotenberg and Nair disclose the limitations as stated in **claim 13**.

50. Rotenberg and Nair do not disclose *the new trace [being] generated is based on which instruction within a block of instructions creates the branch.*

51. Patel does disclose *the new trace [being] generated is based on which instruction within a block of instructions creates the branch* [see Patel, Page. 75, lines 7-9].

52. The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13], for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor

Art Unit: 2183

and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

53. Regarding **claim 15**,

54. Rotenberg and Nair disclose the limitations as stated in **claim 13**.

55. Rotenberg and Nair do not explicitly disclose *the alternate trace [being] generated [being] based on which block of instructions the branch occurs in*.

56. However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction placement within a block. The advantages of selectively generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

57. Regarding **claim 19**,

58. Rotenberg and Nair disclose the limitations as stated in **claim 18**.

59. Rotenberg and Nair do not disclose *the new trace [being] generated is based on which instruction within a block of instructions creates the branch*.

Art Unit: 2183

60. Patel does disclose *the new trace [being] generated is based on which instruction within a block of instructions creates the branch* [see Patel, Page. 75, lines 7-9].

61. The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13], for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

62. Regarding **claim 20**,

63. Rotenberg and Nair disclose the limitations as stated in **claim 18**.

64. Rotenberg and Nair do not explicitly disclose *the alternate trace [being] generated [being] based on which block of instructions the branch occurs in*.

65. However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction placement within a block. The advantages of selectively generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would

Art Unit: 2183

have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

66. Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Tanenbaum (Andrew S. Tanenbaum, *Structured Computer Organization*, 1984. Pg. 10-11; herein referred to as "Tanenbaum").

67. Regarding **independent claim 6**,

68. Rotenberg discloses *reviewing a first branching behavior of a first previous set of branching instructions executed by a processor; reviewing multiple traces that have a same beginning instruction; and selecting a trace from among the multiple traces based on the branching behavior of the first previous set of branching instructions.*

69. Rotenberg does not disclose *a set of instructions residing in a storage medium, said set of instructions capable of being executed by a processor to implement a method.*

70. However, Tanenbaum discloses that "hardware and software are logically equivalent" and that any hardware apparatus can be simulated in software [see Tanenbaum, p. 11, lines 11-13]. The advantage of implementing the method disclosed within claim 18 within a machine-accessible medium would have been to exploit the advantages of software-based approaches such as cost or ease of upgrading [see Tanenbaum, p. 11, lines 13-15]. This advantage would have motivated one of ordinary skill in the art to implement the method disclosed in the body of claim 6 in software as opposed to in hardware.

71. Regarding **claim 7**,

72. Rotenberg and Tanenbaum disclose the limitations as stated in **independent claim 6**.

73. Rotenberg further discloses *selecting the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching*

Art Unit: 2183

behavior of the first previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 20-22, "...the branch predictions match the branch flags..."].

74. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair and in view of Tanenbaum.

75. Regarding **claim 8**,

76. Rotenberg and Tanenbaum disclose the limitations as stated in **independent claim 6**.

77. Rotenberg and Tanenbaum do not explicitly disclose *generating a new trace if a divergence occurs in a pre-determined location in the trace*.

78. Nair does disclose *generating a new trace if a divergence occurs in a pre-determined location in the trace* [see Nair, Col. 8, lines 34-39].

79. The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch instructions while enabling a processor to maintain the use of a trace cache architecture. This advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

80. Claims 9-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair and in view of Patel and in view of Tanenbaum.

81. Regarding **claim 9**,

82. Rotenberg, Nair and Tanenbaum disclose the limitations as stated in **claim 8**.

Art Unit: 2183

83. Rotenberg, Nair and Tanenbaum do not disclose *the new trace [being] generated is based on which instruction within a block of instructions creates the branch.*

84. Patel does disclose *the new trace [being] generated is based on which instruction within a block of instructions creates the branch* [see Patel, Page. 75, lines 7-9].

85. The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13], for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

86. Regarding **claim 10**,

87. Rotenberg, Nair and Tanenbaum disclose the limitations as stated in **claim 8**.

88. Rotenberg, Nair and Tanenbaum do not explicitly disclose *the alternate trace [being] generated [being] based on which block of instructions the branch occurs in.*

89. However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction

Art Unit: 2183

placement within a block. The advantages of selectively generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to George D. Zalepa whose telephone number is (571) 272-6754. The examiner can normally be reached on Monday-Friday (alt. Friday off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie P. Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

George Zalepa
Examiner
Art Unit 2183
Randolph 2E74
Phone: (571)272-6754



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100